Design Automation for Wavelength-Routed Optical Networks-on-Chip:

Current Solutions and Reliability Challenges

Technical University of Munich (TUM) Chair of Electronic Design Automation Presenter: Dr.-Ing. Tsun-Ming Tseng





Outline

- Introduction of WRONoC
- Representative WRONoC Design Synthesis Methodologies
- Reliability Challenges



Outline

- Introduction of WRONoC
- Representative WRONoC Design Synthesis Methodologies
- Reliability Challenges



Introduction of WRONoC

- Key components: waveguides and microring resonators (MRR)
- New option for signal transmission
- High bandwidth enabled by wavelength-division multiplexing (WDM)





- 1) Silicon Photonics Platform for 50G Optical Interconnects, Photonics Summit and Workshop 2017, Michal Rakowski.
- 2) Silicon Microring Resonators, Laser & Photonics Reviews 2012, Wim Bogaerts et al.

Wavelength-Division Multiplexing (WDM)

• MRR coupling: demultiplex and direct on-resonance signals

1



 Signals are routed based on the wavelengths wavelength-routed





WRONoC Features

- Full bandwidth: all nodes can talk simultaneously
- Signal paths determined in design phase
- Advantages (vs ENoC and active ONoCs)
 - No control resource
 - No scheduling effort
 - No congestion control
 - No real-time path construction no uncertain delay
- Disadvantages (vs active ONoCs)
 - Many MRRs (MRR serve for dedicated paths)
 - High design difficulty (paths on the same wavelength should not overlap)

 $\circ \lambda_1 \bullet \lambda_2 \oplus \lambda_3 \circ \lambda_4$



WRONoC Design Features

Topological features:

- Waveguide connection structure
- MRR topological locations
- MRR resonance
- Signal wavelength assignment
- Signal path routing

Physical design features:

- Waveguide routing
- MRR placement

All must be done in the design phase Challenge of efficiency!

Manual topology



Manual layout



¹⁾ Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints, NOCS'12, Luca Ramini et al.



Outline

- Introduction of WRONoC
- Representative WRONoC Design Synthesis Methodologies
- Reliability Challenges



WRONoC Design Synthesis Methodologies

- Application-specific topology synthesis, followed by layout synthesis
 - CustomTopo (ICCAD'18), FAST (DATE'21, TCAD'22)
- Layout-aware topology projection, followed by external waveguide routing
 - Light (ASP-DAC'21), ToPro (ICCAD'21)
- Topology & layout co-synthesis
 - PSION (ISPD'19, TCAD'20, ICCAD'20)



WRONoC Design Synthesis Methodologies

- Application-specific topology synthesis, followed by layout synthesis
 - CustomTopo (ICCAD'18), FAST (DATE'21, TCAD'22)
- Layout-aware topology projection, followed by external waveguide routing
 - Light (ASP-DAC'21), ToPro (ICCAD'21)
- Topology & layout co-synthesis
 - PSION (ISPD'19, TCAD'20, ICCAD'20)



Topology Synthesis by CustomTopo



Sources:

1) CustomTopo: A Topology Generation Method for Application-Specific Wavelength-Routed Optical NoCs, ICCAD'18, Mengchu Li et al.

2) PROTON+: A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer, JETC'15, Anja von Beuningen et al.



Sources:

1) CustomTopo: A Topology Generation Method for Application-Specific Wavelength-Routed Optical NoCs, ICCAD'18, Mengchu Li et al.



Topology Synthesis by FAST

Reduced from Snake topology



- 1) Contrasting Wavelength-Routed Optical NoC Topologies for Power-Efficient 3D-stacked Multicore Processors using Physical-Layer Analysis, DATE'13, Luca Ramini et al.
- 2) FAST: A Fast Automatic Sweeping Topology Customization Method for Application-Specific Wavelength-Routed Optical NoCs, DATE'21, Moyuan Xiao et al.
- 3) Crosstalk-Aware Automatic Topology Customization and Optimization for Wavelength-Routed Optical NoCs, IEEE TCAD'22, Moyuan Xiao et al.



WRONoC Design Synthesis Methodologies

- Application-specific topology synthesis, followed by layout synthesis
 - CustomTopo (ICCAD'18), FAST (DATE'21, TCAD'22)
- Layout-aware topology projection, followed by external waveguide routing
 - Light (ASP-DAC'21), ToPro (ICCAD'21)
- Topology & layout co-synthesis
 - PSION (ISPD'19, TCAD'20, ICCAD'20)

Light: WRONoC Router

- Physical-design-aware
- A wide range of signal-to-noise ratio (SNR) distribution — good potential for signal path binding









8×7 Light



Sources:

1) Light: A Scalable and Efficient Wavelength-Routed Optical Networks-On-Chip Topology, ASP-DAC'21, Zhidan Zheng et al.

ToPro: Waveguide Router

• Steps:

- 1. Project a physical-design-aware topology, e.g. Light, onto the center of the routing plane
- 2. Route shortest paths
- 3. Crossing resolution by path pushing
- Zero-crossing waveguide routing from router to nodes
- Minimize insertion loss & Maximize SNR









Crossing resolution by path pushing



- 1) ToPro: A Topology Projector and Waveguide Router for Wavelength-Routed Optical Networks-on-Chip, ICCAD'21, Zhidan Zheng et al.
- 2) Topological routing to maximize routability for package substrate, DAC'08, Shenghua Liu et al.

WRONoC Design Synthesis Methodologies

- Application-specific topology synthesis, followed by layout synthesis
 - CustomTopo (ICCAD'18), FAST (DATE'21, TCAD'22)
- Layout-aware topology projection, followed by external waveguide routing
 - Light (ASP-DAC'21), ToPro (ICCAD'21)
- Topology & layout co-synthesis
 - PSION (ISPD'19, TCAD'20, ICCAD'20)





PSION: Template-Based Synthesis



- 1) PSION: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCs, ISPD'19, Alexandre Truppel et al.
- 2) PSION+: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCs, IEEE TCAD 2020, Alexandre Truppel et al.
- 3) PSION 2: Optimizing Physical Layout of Wavelength-Routed ONoCs for Laser Power Reduction, Alexandre Truppel et al.



WRONoC Synthesis by PSION

a "Screen Savor" multimedia application

WRONoC router synthesized by PSION



16 nodes, 22 messages

- 240 MRRs required for 1616 Lambdarouter
- Here only 27 MRRs are used



- 1) PSION: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCs, ISPD'19, Alexandre Truppel et al.
- 2) A scalable, non-interfering, synthesizable Network-on-chip monitor extended version, Microprocessors and Microsystems 2013, Antti Alhonen et al.



Outline

- Introduction of WRONoC
- Representative WRONoC Design Synthesis Methodologies
- Reliability Challenges



MRR Transmission Characteristics





Insertion Loss and Crosstalk





Infinite-order Crosstalk Calculation

- : crossing loss
- : crossing crosstalk coefficient



We apply the closed-form formula for computing an infinite geometric series, i.e., with its matrix analogue

¹⁾ Accurate Infinite-order Crosstalk Calculation for Optical Networks-on-Chip, IEEE/OSA Journal of Lightwave Technology (JLT) 2023, Alexandre Truppel, Tsun-Ming Tseng, and Ulf Schlichtmann



Crosstalk Distribution Visualization



A design with components/ports, i.e., million different power values, can be evaluated in on a single thread.

¹⁾ Accurate Infinite-order Crosstalk Calculation for Optical Networks-on-Chip, IEEE/OSA Journal of Lightwave Technology (JLT) 2023, Alexandre Truppel, Tsun-Ming Tseng, and Ulf Schlichtmann



Crosstalk Issue

- MRRs are sensitive to process variation and temperatures further spectrum shift
- Possible topics:
 - Robust network topology
 - Spare components
 - Crosstalk elimination by terminator





Thank you for your attention!

٦Π

**

Many thanks to the researchers working with me:

- Prof. Dr.-Ing. Ulf Schlichtmann
- Dr.-Ing. Mengchu Li
- Dr.-Ing. Alexandre Truppel
- M.Sc. Zhidan Zheng
- M.Sc. Liaoyuan Cheng
- M.Sc. Moyuan Xiao and to my collaborators:
- Prof. Davide Bertozzi
- Dr. Mahdi Tala
- Prof. Mahdi Nikdast
- Prof. Shigeru Yamashit
- Prof. Shao-Yun Fang